Not Authorized
You are currently not authorized to access this section.
Please contact your Administrator to change your authorization settings.
Please contact your Administrator to change your authorization settings.
Senior Verification Engineer
Redmond, WA
Job Description
OverviewMicrosoft Azure is building the fastest network in public cloud. We are seeking candidates who can span the stack from hardware to systems to applications, turning ideas into production systems at a rapid pace. Join us as a Senior Verification Engineer to build the world's fastest public cloud and make a difference to millions of people across the planet.As a Senior Verification Engineer in the Accelnet Hardware team, you will be responsible for building, testing, and deploying networking acceleration on Azure, and the largest deployment of Field-Programmable Gate Array (FPGA) SmartNICs (Azure Boost) in the world. You will develop the infrastructure for next-generation Software-Defined Networking (SDN), including arbitrary packet manipulations, reducing virtualization overhead, improving network security, enhancing connection establishment performance, and improving performance with Remote Direct Memory Access (RDMA) and custom network protocols. You should be able to drive projects with both hardware and software teams, both inside and outside of Microsoft.This is a unique opportunity for a Senior Verification Engineer to see Register-Transfer Level (RTL) code go to production within weeks instead of years. Come help build one of the few truly hyperscale global clouds with innovations possible at every level of the computing stack.Microsoft's mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.
ResponsibilitiesBuild scalable constrained random verification environment in system Verilog using prevalent verification methodologies.Create comprehensive test plans to address functional scenarios in discussions with the software and hardware design teams.Execute the test plan by adding testcases and :957 tracking verification through coverage driven metrices.Create and enhance verification environment by adding sequences, constraints, assertions, and functional coverage.Scripts to automate and maintain execution of test suits to support continuous integration (CI) and continuous development (CD) flow.Apply Agile development methodologies such as hosting code reviews, sprint planning, frequent deployment to cloud, and iterative development of features.Handle occasional on-call responsibilities for addressing hardware issues reported by our customers.Embody our Culture and Values
ResponsibilitiesBuild scalable constrained random verification environment in system Verilog using prevalent verification methodologies.Create comprehensive test plans to address functional scenarios in discussions with the software and hardware design teams.Execute the test plan by adding testcases and :957 tracking verification through coverage driven metrices.Create and enhance verification environment by adding sequences, constraints, assertions, and functional coverage.Scripts to automate and maintain execution of test suits to support continuous integration (CI) and continuous development (CD) flow.Apply Agile development methodologies such as hosting code reviews, sprint planning, frequent deployment to cloud, and iterative development of features.Handle occasional on-call responsibilities for addressing hardware issues reported by our customers.Embody our Culture and Values
Job Summary
Company
Start Date
As soon as possible
Employment Term and Type
Regular, Full Time
Required Experience
Open
Email this Job to Yourself or a Friend